|
|
The Tektronix TDS7054 4 Ch 500 MHz Digital Phosphor Oscilloscope features exceptional signal acquisition and analysis, operational simplicity and complete connectivity to your design environment and third party analysis software. The intuitive user interface, developed after months of customer research, was pioneered in the TDS7054. With single-shot sample rates to 20 GS/s, easily meet the demands of the latest high-speed logic families and multi-Gigabit communication standards. Acquisition memory up to 32 Megasamples maximizes the value of the high sample rate and ensures that critical events are captured with fine detail. Exceptional deltatime measurement performance provides dependably accurate measurements of the time interval between two events. And, the combination of exceptional trigger and acquisition performance, deep memory and application-specific software make the TDS7000 Series a high-performance jitter and timing analysis tool. The Tektronix TDS7054 includes the TekConnectTM signal interconnect system, which further ensures superior signal fidelity, while offering unparalleled versatility with the world’s widest array of accessory signal acquisition solutions for high-performance, real-time oscilloscopes. Specificatios. Input Channels: 4. Analog Bandwidth (–3 dB): 500 MHz. Calculated Rise Time 10 mV/div to 1 V/div: 800 ps. Hardware Bandwidth Limits: 250 MHz or 20 MHz. Input Coupling: AC, DC, Gnd. Input Impedance: 1 M-ohm ±0.5% or 50 ohm ±1%. Vertical Resolution: 8-Bit (>11-Bit with averaging). Max Input Voltage, 1 M-ohm: ±150 V CAT I Derate at 20 dB/decade to 9 VRMS above 200 kHz. DC Gain Accuracy: 1%. Time Base Range: 200 ps/div to 40 s/div. Time Base Delay Time Range: 16 ns to 250 s. Channel-to-channel Deskew Range: ±25 ns. Real-time Sample Rates: 1 channel (max) 5 GS/s, 2 channel (max) 5 GS/s, 3 or 4 channel (max) 2.5 GS/s. Maximum Record Length per Channel with Standard Memory: 400 k (1-CH.), 200 k (2-CH.), 100 k (4-CH.). Time Resolution (Single-shot): 200 ps (5 GS/s). Max Duration with Standard Memory: 80 µs. Trigger Sensitivity Internal DC Coupled: 0.35 div DC to 50 MHz increasing to 1 div at 500 MHz. Options. 1M, 2 Msamples max, 500 ksamples/ch. 2M, 8 Msamples max, 2 Msamples/ch. 3M, 16 Msamples max, 4 Msamples/ch. J1, TDSJIT2 Jitter Analysis Software. J2, TDSDDM2 Disk Drive Analysis Software. CP2 (Requires Option SM), TDSCPM2-ANSI/ITU Telecom Pulse Compliance Testing. USB, TDSUSBS-USB2.0 Compliance Test S/W Only. SM, Serial Comm Mask Testing. UBF, USB Test Fixture.
|