|
|
The Agilent N4903B J-BERT high-performance serial BERT is the flagship of Agilent’s N4900 serial BERT series. It addresses the needs of R&D and validation teams who characterize serial I/O ports or ASICs up to 14.2 Gb/s. The data rate can be extended up to 28.4 Gb/s by adding a 2:1 multiplexer and demultiplexer with clock data recovery. Integrated and calibrated jitter sources for jitter tolerance measurements allow designers to characterize and prove compliance of their receiver’s jitter tolerance. The quick eye diagram allows a one-shot check for a valid signal. Due to the higher sampling depth of a BERT, the eye contour lines visualize the measured eye at a deeper BER level for more accurate results. Extrapolated eye contour lines display the eye opening for even lower BER levels, such as 10^-15, reducing the measurement time significantly. Specifications-pattern generator. Range of operation: 150 Mb/s to 14.2 Gb/s (Option D14, required in addition to C13 or G13), 150 Mb/s to 12.5 Gb/s (Option C13 or G13); can be programmed up to 13.5 Gb/s, 150 Mb/s to 7 Gb/s (Option C07 or G07); < 620 MHz only with external clock. Frequency accuracy: ± 15 ppm typical. Format: NRZ, normal or inverted. Amplitude/resolution: 0.050 V to 1.800 V, 5 mV steps; addresses LVDS, CML, PECL, ECL (terminated to 1.3 V/0 V/-2 V), low voltage CMOS. Output voltage window: - 2.0 V to +3.0 V. Error detector specifications. Range of operation: 150 Mb/s to 12.5 Gb/s (Option C13), 150 Mb/s to 7 Gb/s (Option C07). Format: NRZ. Max. input amplitude: 2.0 V. Termination voltage: -2 V to +3 V or off true differential mode. Sensitivity: < 50 mV pp. Connectivity: GPIB (IEEE 488), LAN, USB 2.0. Display: 8” color LCD touch screen. Options. 002: Pattern and Pseudo Random Pattern Sequence (PRBS) on Auxillary Data Output License. 003: Half-rate clocking and Duty Cycle Distortion. A01: Bit Recovery Mode. A02: Symbol Error Ratio and Frame Error Ratio (SER/FER) Analysis. C07: Pattern Generator and Error Detector 150 Mb/s to 7 Gb/s. Includes built-in clock data recovery. C13: Pattern Generator and Error Detector 150 Mb/s to 12.5 Gb/s . Includes built-in clock data recovery. D14: Extended Pattern Generator Data Rate to 14.2 Gb/s. G07: Pattern Generator 150 Mb/s to 7 Gb/s. G13: Pattern Generator 150 Mb/s to 12.5 Gb/s. U10: Upgrade of Jitter Injection Option J10. U13: Upgrade from 7 Gb/s to 12.5 Gb/s Pattern Generator and Error Detector. Built-in Clock Data Recovery. UAB: Upgrade from N4903A to N4903B. UED: Upgrade from Pattern Generator (option G07 or G13) to BERT (option C07 or C13). UTR: Upgrade to variable and compliant Loop Bandwith.J10: RJ, sRJ, PJ1, PJ2, SJ, BUJ injection. J11: SSC, rSSC generation. J12: Jitter tolerance compliance suite. J20: ISI and sinusoidal interference.
|